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1. Introduction
InSb is an attractive material for applica-
tions such as high-frequency electronic cir-
cuits,[1] Si photonic integrated circuits,[2]
and quantum computing.[3] The key fea-
tures that distinguish InSb are a high elec-
tron mobility of up to 70 000 cm2V1s1, a
narrow bandgap of 0.17 eV, a large g factor
and strong spin–orbit coupling.[4] To make
InSb a viable material for large-scale applica-
tion, it should be integrated with main-
stream Si electronics. For instance, for the
InSb midwavelength infrared photodetector
application, monolithic integration[6] of
InSb on Si would achieve high density inte-
gration with the read-out integrated circuit in Si complementary
metal oxide semiconductor (CMOS) with higher pixel count for a
reduced unit price compared with conventional flip-chip bond-
ing.[5] In addition, InSb high-speed electronic devices integrated
on Si would be compatible with the large-scale manufacturing
of RF/CMOS foundries. However, the monolithic integration of
InSb on Si is strenuous due to the 19% lattice mismatch and
the difference in crystallographic symmetry between Si and InSb.
A considerable amount of literature has been published on[6]
techniques for integration of compound semiconductors on Si.
Among them, direct epitaxial growth with buffer layers,[7] aspect
ratio trapping (ART),[8] nanowire epitaxy, and template-assisted
epitaxial growth (TASE)[9] are a few techniques that enable the inte-
gration of III-V semiconductors on Si. The techniques of ART and
TASE are of particular interest in this regard, as they are
complementary-metal-oxide-semiconductor (CMOS) compatible
processes that achieve high-quality crystals. However, one major
challenge of these techniques is that the size of III-V integrated
structures is limited in the lateral dimensions; for ART, growth
is confined along a linear trench, and with TASE, the lateral size
of the template is restricted by diffusive precursor transport to
the growth interface.[10]
In recent years, a novel technique to fabricate Ge-on-insulator
on Si has been developed, known as rapid melt growth (RMG).[11]
High-quality III-V-on-insulator on Si has also been realized.[12–15]
RMG enables the growth of III-V semiconductor structures of sev-
eral hundreds of micrometers in the lateral dimension, and thus
allows for large area integrated III-V devices[16–18] to be realized.
Recently, we demonstrated integration of polycrystalline
InSb-on-insulator on Si using RMG with grain size exceeding
1 μm and an average electron mobility of 3100 cm2 V1s1.[19]
Here, we provide new insights into the fabrication process steps
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InSb has the smallest bandgap and highest electron mobility among III-V
semiconductors and is widely used for photodetectors and high-frequency
electronic applications. Integration of InSb directly on Si would drastically reduce
the fabrication cost and enable new applications, however, it is very challenging
due to its 19% lattice mismatch with Si. Herein, the integration of single-
crystalline InSb microstructures on insulator-covered Si through rapid melt
growth (RMG) is reported and specifically provides details on the fabrication
process. The importance of achieving high-quality conformal capping layers at
low thermal budget to contain the InSb melt is assessed when the sample is
annealed. The importance of ensuring a pristine Si seed area to achieve single-
crystalline InSb is illustrated and demonstrated here for the first time.
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necessary to achieve single-crystalline InSb-on-insulator with
well-defined shapes by RMG. Specifically, we evaluate the prop-
erties of the capping layer that encapsulates the InSb structure
during the melting and recrystallization phase, while demon-
strating single-crystalline InSb microstructures exceeding 5 μm
in lateral size made possible by controlling the interface between
the Si seed area and InSb.
2. Experimental Section
The fabrication steps of the process are shown in Figure 1a. The
first step is to deposit 40 nm of Si3N4 onto a Si (100) 3 in. wafer
using inductively coupled plasma chemical vapor deposition
(ICPCVD) at 250 C using SiH4 and N2 precursors. A 50 μm long
and 70 nmwide opening in the Si3N4 layer is then patterned using
electron beam lithography (EBL) and Si3N4 dry etch using CHF3
and N2 chemistry (15:85 sccm at 10mTorr) in an ICP-reactive ion
etcher (RIE). Following this step, a partial V-groove was formed in
the Si seed area using TMAH (25%) etch at 60 C. The formation
of a V-groove was also used as a verification, by inspection in scan-
ning electron microscopy (SEM), that the opening in the Si3N4 was
indeed complete. Once the V-groove was formed, a conformal layer
of near amorphous InSb is deposited. This deposition was done
using low-temperature molecular beam epitaxy (MBE), with a sub-
strate temperature of 240 C as measured by IR thermal camera,
an indium beam equivalent pressure (BEP) of 1.75 107 Torr and
an Sb BEP of 3.5 107 Torr. InSb layers of both 30 and 120 nm
thickness have been attempted in this study. The InSb structure
with thickness of 30 nm has an average roughness of 1.86 nm,
whereas the structures with thickness of 120 nm have an average
roughness of 3 nm. The 120 nm-thick InSb films had visible In
droplets on the surface which contribute additional roughness
in some regions of the InSb. These droplets can be avoided by con-
trolling the stoichiometry of In and Sb in the MBE process.
InSb is very sensitive to the standard hydroxide-based chem-
icals used as resist remover and buffered oxide etch (BOE), and
thus needs to be protected during processing. Therefore, after
InSb film deposition, 3 nm of Al2O3 was deposited using atomic
layer deposition (ALD) at 250 C to protect the InSb from the sub-
sequent processing steps. For our experiments, InSb structures
of width varying from 200 to 1000 nm were then defined in neg-
ative AR-N 7520.17 resist by EBL. The resist patterns were devel-
oped using a diluted MF319 (4:1) and InSb structures etched out
using CH4/H2/Ar chemistry in ICP-RIE with RF power of 150W
and ICP of 600W at 110 C. Following the dry etch, the resist was
removed using acetone in an ultrasonic bath for 10min and isopro-
panol rinse for 1min. The samples were then treated with oxygen
plasma in a Tepla Microwave Plasma system for 30min at 800W to
ensure no organic residues remain on the surface. This step is
essential, as any organic residues would be trapped underneath
the subsequent capping layers and, upon annealing, could lead
to voids or even rupture of the capping layer. During the oxygen
plasma treatment, the protective Al2O3 film prevents the InSb layer
from being severely oxidized. SEM inspection after this step is used
to verify that the InSb structures are thoroughly cleaned.
Following this, the Al2O3 protective layer was partly etched in
BOE to remove overhanging Al2O3 on the edges of the InSb
structures, resulting from lateral InSb etching in the preceding
steps (Figure 1b). The BOE etch is timed to etch away about half
of the 3 nm Al2O3 layer, thus completely removing any overhang-
ing Al2O3 (which is etched from both sides) while not exposing
the top InSb surface to the BOE. If left in place, the overhangs
would lead to void formation if the capping layer deposition is not
sufficiently conformal.
The InSb structures were then capped by a thick dielectric
layer consisting of either SiO2, Si3N4, or a stack of Al2O3 and
Si3N4. Al2O3 was deposited by ALD, while SiO2 and Si3N4 were
deposited using ICPCVD at 200 C. To melt and recrystallize the
InSb, flash lamp annealing (FLA) with a duration of 1.5 ms and
energy of 19.5 J cm2 was used. The peak temperature was varied
by altering the chamber temperature prior to the flash and con-
trolled via a calibrated finite element simulation model.[19] Once
annealed, the Si3N4 capping layer was removed by dry etch using
SF6 and O2 chemistry in reactive ion etcher (RIE). A SiO2 capping
layer was removed by BOE. The InSb structures were then char-
acterized by SEM and electron backscatter diffraction (EBSD).
Figure 1. a) Schematic illustrating the sample fabrication process. b) 2D schematic showing the protective Al2O3 layer on top of InSb layer and Al2O3
overhang that could be produced due to any lateral etch. c) SEM image of sample with InSb structures of varying length before annealing. The opening to
the Si substrate is also shown. The Si seed area is located at the interface between the InSb and this opening. d) Fifty two degrees tilted close-up SEM
image of InSb structure before annealing.
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To inspect the sample using transmission electron micro-
scope (TEM), lamellae of the InSb were prepared by means of
focused ion beam (FIB) milling. InSb is a very soft material
and is easily damaged by the FIB process. Therefore, 20 nm
of Au was evaporated on to the sample prior to the FIB process.
This was followed by Pt deposition using electron beam and ion
beam to fully protect the sample surface from the damages
induced by the ion beam. Finally, the lamella was cut and
extracted using a standard in situ lift-out process. Even with this
careful process we still observe some signs of ion beam damage
in our InSb lamellas.
3. Results and Discussion
To maintain the designed structure and material stochiometry,
it is key to contain the III-V melt throughout the RMG annealing
process. For this purpose, we use the underlying Si3N4 layer and
a capping layer to hold the liquid, together these are denoted the
crucible. Commonly used capping layer materials for Ge RMG
are SiO2 and Si3N4, high-quality films of which are deposited by
low-pressure CVD at >650 C.[20–22] Although these films are
well-suited as crucible materials, the deposition temperature,
which is higher than the InSb melting temperature (527 C),
Figure 2. SEM images of InSb structures after annealing with a,b) SiO2 or c,d) Si3N4 as the capping layer. a) SEM image with thinned down SiO2 capping
layer so that the underlying shape of the InSb is visible. b) Close-up SEM image of a InSb structure when the SiO2 capping layer is completely removed,
indicating voids in the InSb. c) SEM image of InSb structures with thinned down Si3N4 capping layer. d) Close-up SEM image with Si3N4 completely
removed indicating loss of InSb material from the sidewalls.
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precludes their use for InSb RMG. In this work, we instead used
ICPCVD SiO2 and Si3N4, which can be deposited at <300 C.
The most striking difference between samples annealed with
SiO2 and Si3N4 as the capping layer is shown in Figure 2. For
the samples capped with 260 nm SiO2, the InSb structures have
strongly deteriorated, with the appearance of holes in the top sur-
face and severe loss of material on the edges as well (Figure 2a,b).
As this only happens for samples exposed to temperatures above
the InSb melting temperature it seems clear that In and Sb has
leaked out of the crucible during the period in the liquid phase.
This is an indication that the SiO2 film may not be sufficiently
dense to prevent out-diffusion of In and Sb from the melt.
Interestingly, the sample with a 580 nm Si3N4 capping layer
had a much reduced prevalence of holes in the top surface
but still considerable deterioration of the structure on the
side-edges (Figure 2c,d). To investigate further, the material qual-
ity of SiO2 and Si3N4 was studied using X-ray reflectometry
(XRR) measurements and BOE etch.
XRR is a precise technique to analyze material properties such
as thickness, density, or interface roughness of thin films with-
out being sensitive to crystal structure.[23] The measured XRR
data (blue) for the SiO2 and Si3N4 films are shown in
Figure 3a,b. A simulated XRR curve (red) is fitted to the mea-
sured data to obtain the density of the films. A notable difference
between the density of inhouse deposited SiO2 (2.44 g cm
3) and
the table value density (2.65 g cm3) was observed. This differ-
ence is also reflected in the measured BOE 1:10 etch rate of
Figure 3. XRR measurement illustrating the raw and simulated data for
a) ICPCVDdeposited SiO2 b) ICPCVDdeposited Si3N4 c) ALD deposited Al2O3.
Figure 4. a) Bar plot representing the percentage of material contained in
the InSb structure for different capping layer samples. b) Fifty two degree
tilted SEM image indicating the sidewalls of InSb structure protected by
Al2O3 when annealed.
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2.7 nm s1 compared with a typical value of 1.3–1.6 nm s1 for
thermal oxide.[24] Previous research[25] have concluded that the
inclusion of OH groups during plasma-enhanced CVD lead to
low density of SiO2, which is particularly severe at low deposition
temperatures as we use here. Another study reported the protec-
tion of III-V nanowires by PECVD-deposited SiO2. However
these nanowire structures were implanted and thus may have
hardened the oxide layer preventing any leakage of material.[26]
In thermal SiO2, diffusion of both In and Sb is negligible below
700 C,[27,28] it is thus likely that the higher porosity in the
ICPCVD SiO2 makes it susceptible to In and Sb leakage during
the annealing process. Si3N4 has a greater degree of covalent
bonds than SiO2 and is thus generally a much better diffusion
barrier than SiO2. However,
[29] finds that Si3N4 is an excellent
H diffusion barrier only if its density is higher than 2.5 g cm3,
especially for N-rich films. In our case, we find that the Si3N4 film
has a density of 2.6 g cm3 which should be sufficient for it to be
an efficient diffusion barrier. This explains why the Si3N4 cap-
ping layer resulted in less material leakage from the crucible,
at least on the top surface. The reasonably low BOE etch rate
of 6 nmmin1 is still much higher than for LPCVD-grown sto-
chiometric Si3N4, which could be explained by a significant H-
content which can lead to a reduction of its barrier properties.[30]
The high-density anisotropic plasma in ICPCVD is designed to
give dense film deposition on planar surfaces, but the quality is
not guaranteed on steps and vertical surfaces.[31] Indeed we find a
much higher Si3N4 BOE etch rate close to any sample topogra-
phy, which implies that the Si3N4 quality is lower here. Thus it
can be expected that there would be increased out-diffusion on
the side-edges of the InSb structures, as we also observe.
Tomitigate the issue of material leakage from the sidewalls of the
InSb structure, deposition of a conformal layer of Al2O3 was
introduced after the dry etching of the InSb. This layer of Al2O3 acts
as an intermediate capping layer, with high density of 3.2 g cm3
as measured by XRR (Figure 3c), giving a uniform diffusion bar-
rier around both the side and top surfaces of the structures. The
thickness of the Al2O3 layer cannot be too thick or it will crystal-
lize upon annealing and be very difficult to remove without dam-
aging the InSb beneath. We find that a 10 nm thick layer provides
a good compromise. A quantitative evaluation of the fidelity of
the InSb structures after annealing is shown in Figure 4a. It
can be observed that when a conformal Al2O3 layer is used
together with 200 nm Si3N4, 94% of the material is contained
during the annealing process (Figure 4b). The amount of con-
tained material decreases to 89% for Si3N4 only, and down to
61% for SiO2. Moreover, using a 944 nm Si3N4 layer together
with Al2O3 provides a 99% containment suggesting that the com-
bination of Al2O3 and Si3N4 is crucial for our InSb structures to
survive the RMG process.
In the following, the crystallinity of the annealed InSb struc-
tures is discussed. When the InSb is briefly annealed above its
melting point using flash annealing, the InSb is melted and reso-
lidified. We expect solidification to originate at the point with the
highest nucleation probability and if nucleation probability is low
enough lead to an expansion of the crystallite throughout the full
crucible. The interface between the crystalline Si and InSb
should provide a preferential nucleation point allowing for
single-crystalline epitaxial InSb to form. A thermodynamics-
based growth model first introduced by Liu et al.[32] indicates that
there exists a process window where epitaxial growth dominates
over homogeneous and heterogeneous nucleation for InSb.[19]
However, in our previous work,[19] single-crystalline InSb was
not observed. Instead, there was a transition from amorphous
to a polycrystalline structure with an average grain size of
Figure 5. a) TEM image revealing the interfacial layer between Si and InSb when no HF dip is performed before MBE growth b) TEM image of the sample
(before annealing) with HF dip performed before MBE growth. The inset shows the EDX line scan across the interface of InSb and Si indicating absence of
oxygen at the interface. c) SAED pattern of annealed InSb d) HRTEM of the annealed InSb with the inset showing the lattice spacing.
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1 μm after the annealing process. To understand the reason for
the polycrystalline growth, the interface between InSb and Si was
inspected using TEM. This inspection revealed the presence of
an interfacial layer which hindered the nucleation of InSb on Si
(Figure 5), essentially preventing the Si/InSb interface from pro-
viding a preferential nucleation site.
To obtain single-crystalline InSb, it is critical to have a pristine
Si/InSb interface, to facilitate the preferential nucleation at the
seed area. In the original work, we conducted a 1 h anneal at
850 C in the MBE chamber prior to InSb film deposition, with
the aim of removing the native SiO2 on the Si surface. It thus was
not clear whether the interfacial layer was due to a failure to
remove the native oxide or whether it had appeared due to inter-
facial reactions at a later stage. Here, we introduce a 10 s etch in
1% HF right before transferring the sample into the MBE cham-
ber. This etch should remove the native oxide and passivate the Si
surface during transfer to the MBE chamber, allowing us to eval-
uate the origin of the interfacial layer by evaluating the crystal-
linity of the InSb using EBSD. After MBE growth, we confirm the
absence of an interfacial layer by high-resolution transmission
electron microscope (HRTEM) (Figure 5b), where we observe
an abrupt contrast observed between the Si substrate and
InSb film. An energy-dispersive X-ray spectroscopy (EDX) line
scan across the Si/InSb interface (inset in Figure 5b) highlights
the absence of oxygen at the interface or in its vicinity.
We find that introduction of the HF dip prior to MBE results
in better InSb crystal quality after the RMG process. Figure 6a,b
shows the EBSD Z-orientation inverse pole figure (IPF) map
and SEM image of a sample processed after the introduction of
the HF etch and Figure 6c,d shows the EBSD Z-orientation IPF
map of sample without HF etch. The red area on the left hand side
is the Si seed area which has (001) orientation. We observe a large
single InSb crystal (Figure 6a), which extends from the seed area
toward the end of the crucible more than 5 μm away. The InSb
crystal was also investigated by HRTEM, shown in Figure 5d,
which confirms the high crystal quality. Visible in the HRTEM
image are also small moiré patterns in some areas. This is sus-
pected to be due to surface damage caused by FIB milling of
InSb which is well documented in literature.[33,34] Selected area
electron diffraction (SAED) along the 110 zone axis in Figure 5c
allows for extraction of the InSb lattice parameter from the 111 dif-
fraction spot spacing. By calibration to the Si substrate, we obtain
d111¼ 3.67 Å, resulting in an InSb lattice parameter of
6.36 0.13 Å, which coincides with the table value for InSb.
Furthermore, the InSb chemical composition was investigated
using EDX. The composition of the polycrystalline InSb film depos-
ited by MBE was 51.5 at% In and 48.5 at% Sb, i.e., slightly In rich
and also had In droplets on the surface. After annealing, the com-
position of the InSb crystals was obtained to be 50.34 at% In and
49.66% Sb. (The EDX spectrum of the annealed structure is pro-
vided in the Supporting Information.) This is considered stoichio-
metric within the estimated error of the quantification (0.78%).[35]
Even though not all structures on the sample have InSb crys-
tallites extending throughout the whole crucible (Figure 6e), they
clearly in most cases originate from the Si seed. It is thus evident
that the BOE dip has led to a preferential nucleation at the Si
seed, possibly by removing the interfacial layer, and we can con-
clude that the interfacial layer does not arise later in the process.
Here, we can also see occasional gaps in the InSb structures,
which we believe are caused by the In droplet defects on top
of the as-deposited InSb film. Upon annealing, pure In becomes
liquid already (at 157 C) in the preheating phase before the flash,
and thus can locally decompose the InSb, leading to the observed
Figure 6. a) EBSD Z-orientation IPF map indicating the single-crystalline
InSb. The inset provides the color code representation of orientation of crys-
tal in EBSD map b) SEM image of EBSD scanned InSb structure c) EBSD Z
orientation IPF map of InSb grown on sample which did not have an HF
step introduced before MBE deposition. d) SEM image of EBSD scanned
InSb structure grown without HF etch. e) EBSD Z-orientation map of an
array of InSb structures on top of a vertically oriented Si seed line, indicating
largest InSb crystallites when originating from the seed area.
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gaps in the structure. A firm control of the InSb stoichiometry
should avoid this issue, and lead to higher yield of single-
crystalline InSb. The orientation of the InSb crystal in
Figure 6a,b is not the same as the Si substrate, and we do not
claim epitaxy at this point, but the complex crystallographic rela-
tionship between the InSb-on-insulator structures and the Si sub-
strate is the topic of further study, in addition to detailed
materials characterization.
Finally, the resistivity of the RMG InSb obtained with and with-
out the HF dip before MBE growth are compared using TLM mea-
surement (Figure 7). For electrical measurement, the Si3N4 capping
layer was dry etched and Ni/Au leads contacts were patterned using
electron-beam exposed PMMA, metal evaporation and lift off. Prior
to metal evaporation, the Al2O3 capping layer and the native oxide
on the InSb surface was removed using BOE (30:1) etch and the
InSb contact area was passivated using an ammonium sulfide solu-
tion for 90min. The sample which did not have an HF dip before
the MBE step had an average resistivity of 40mΩcm and a large
resistivity spread between devices. Contrary, the average resistivity
of the InSb for which a HF dip was made was 10mΩcm, a reduc-
tion in resistivity by a factor of 4. In addition, the spread in resistivity
between devices was much improved. These results directly reflect
the improvement in crystal structure obtained from introducing the
HF dip prior to MBE growth.
4. Conclusion
In conclusion, we have detailed the fabrication process consid-
erations necessary for RMG of single-crystalline InSb on Si.
Our work specifically focuses on the design of a low-temperature
deposited capping layer and the necessary protection of the InSb
throughout the process. The importance of a conformal capping
layer that provides an efficient diffusion barrier for the InSb melt
is highlighted and a solution to use a combined Al2O3/Si3N4 cap-
ping layer is demonstrated. The paper demonstrates the first
realization of single-crystalline InSb-on-insulator structures by
introduction of an HF etch prior to MBE. The insights gained
from this study provide a first important step toward the realiza-
tion of high-quality InSb-on-insulator devices on Si for optoelec-
tronics and quantum applications.
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